Lead free solder joint reliability characterization for PBGA, PQFP and TSSOP assemblies

作者: F.X. Che , J.H.L. Pang , B.S. Xiong , Luhua Xu , T.H. Low

DOI: 10.1109/ECTC.2005.1441381

关键词: SolderingSurface finishTemperature cyclingMetallurgyWeibull distributionJoint (geology)Failure mode and effects analysisMean time between failuresDaisy chainComposite materialMaterials science

摘要: In this study, thermal cycling test from -40/spl deg/C to 125/spl with 1 hour per cycle for Sn/sub -3.8/Ag/sub -0.7/Cu solder joint electronic assemblies was conducted PBGA316, PQFP208, PQFP176, and TSSOP48 components. Two PCB surface finish conditions were investigated ENIG OSP. Daisy chain, in-situ resistance monitoring data logger, used failure detection when the value is larger than 300/spl Omega/. A two-parameter Weibull distribution model determine mean time (MTTF) different The parameters such as characteristic life slope are compared PBGA assembly Ni/Au OSP finishes. Microscopy crack path mode. It shown that components have higher fatigue those finish. joints more sensitive in PQFP TSSOP More failures occur at package side board assembly. Fatigue prediction using FEA analysis results component types. Quarter submodeling technique simulation due symmetric geometry uniform loading PBGA, assemblies. Effect of location on studied based result predicted a good agreement

参考文章(13)
J.H.L. Pang, T.H. Low, B.S. Xiong, F. Che, Design for reliability (DFR) methodology for electronic packaging assemblies electronics packaging technology conference. pp. 470- 478 ,(2003) , 10.1109/EPTC.2003.1271567
Liu Chen, Qun Zhang, Guozhoag Wang, Xioming Xie, Zhaonian Cheng, The effects of underfill and its material models on thermomechanical behaviors of a flip chip package IEEE Transactions on Advanced Packaging. ,vol. 24, pp. 17- 24 ,(2001) , 10.1109/6040.909620
Q. Yao, J. Qu, Three-Dimensional Versus Two-Dimensional Finite Element Modeling of Flip-Chip Packages Journal of Electronic Packaging. ,vol. 121, pp. 196- 201 ,(1999) , 10.1115/1.2792684
Masazumi Amagai, Characterization of chip scale packaging materials Microelectronics Reliability. ,vol. 39, pp. 1365- 1377 ,(1999) , 10.1016/S0026-2714(99)00059-1
John H. L. Pang, C. W. Seetoh, Z. P. Wang, CBGA Solder Joint Reliability Evaluation Based on Elastic-Plastic-Creep Analysis Journal of Electronic Packaging. ,vol. 122, pp. 255- 261 ,(2000) , 10.1115/1.1286120
F.X. Che, T.H. Low, H.L. Pang, C.W.C. Lin, S.C.L. Chiang, T.K.A. Yang, Modeling thermo-mechanical reliability of bumpless flip chip package electronic components and technology conference. ,vol. 1, pp. 421- 426 ,(2004) , 10.1109/ECTC.2004.1319374
J.H.L. Pang, D.Y.R. Chong, Flip chip on board solder joint reliability analysis using 2-D and 3-D FEA models IEEE Transactions on Advanced Packaging. ,vol. 24, pp. 499- 506 ,(2001) , 10.1109/6040.982836
R. Darveaux, Effect of simulation methodology on solder joint crack growth correlation electronic components and technology conference. pp. 1048- 1058 ,(2000) , 10.1109/ECTC.2000.853299
J.H.L. Pang, B.S. Xiong, F.X. Che, Modeling stress strain curves for lead-free 95.5Sn-3.8Ag-0.7Cu solder 5th International Conference on Thermal and Mechanical Simulation and Experiments in Microelectronics and Microsystems, 2004. EuroSimE 2004. Proceedings of the. pp. 449- 453 ,(2004) , 10.1109/ESIME.2004.1304077
J.H.L. Pang, D.Y.R. Chong, T.H. Low, Thermal cycling analysis of flip-chip solder joint reliability IEEE Transactions on Components and Packaging Technologies. ,vol. 24, pp. 705- 712 ,(2001) , 10.1109/6144.974964