Arbitral dynamic cache using processor storage
作者： Gerald P. Bozman
DOI:
关键词: Smart Cache 、 Computer science 、 Cache invalidation 、 Cache pollution 、 Pipeline burst cache 、 Page cache 、 Cache coloring 、 Operating system 、 Cache 、 Cache algorithms
摘要: A data cache in a computer operating system that dynamically adapts its size response to competing demands for processor storage, and exploits the storage cooperatively with other components. An arbiter is used determine appropriate of based upon memory. The entered cyclically samples user's wait states. then makes decision decrease or increase accordance predetermined parameters.
lens.org 参考文章(6)
Richard L. Mattson, Juan A. Rodriguez-Rosell, Method for dynamically allocating LRU/MRU managed memory among concurrent sequential processes ,(1983)
Richard L. Coulson, Dean P. Kinard, Robert J. Moreno, P. David Dodd, Ronald L. Blickenstaff, Adaptive domain partitioning of cache memory space ,(1982)
Andrew B. McNeill, Gerald A. Marazas, Gerald U. Merckel, Jerry D. Dixon, Automatic adjustment of the quantity of prefetch data in a disk cache operation ,(1981)
Mario Schkolnick, Giovanni Maria Sacco, Thrashing reduction in demand accessing of a data base through an lru paging buffer pool ,(1981)
Carson T. Schmidt, Cache memory having a variable data block size ,(1979)
Akira Bannai, Shohei Suzuki, Variable segment size plural cache system with cache memory unit selection based on relative priorities of accessed encached programs ,(1985)