Circuit and method for a zero static current level shifter
作者： Zakaria Mengad
DOI:
关键词: Electrical engineering 、 Computer science 、 Low voltage 、 State (computer science) 、 Voltage 、 Domain (software engineering) 、 Logic level 、 Gating 、 Current (fluid) 、 Logic block
摘要: In summary, a level shift circuit, comprising an input in low voltage domain and output high domain, first second gating device coupled to said input, error sensing devices devices, respectively, logic block configured monitor state of control wherein are memory store output. addition, method the steps step (a) providing device, block, (b) errors third (c) monitoring fourth (d) controlling fifth (e) storing device.
lens.org 参考文章(9)
Ulrich Dr. Ing. Theus, Hans-Josef Dipl.-Ing. Orben, Clocked cmos circuit with at least one cmos switch ,(1986)
Greg J. Landry, Sherif Hanna, Jeyenth Vijayaraghavan, Alan ReFalo, High-speed differential logic to CMOS translator architecture with low data-dependent jitter and duty cycle distortion ,(2004)
Yushan Li, High-voltage level shifter via capacitors ,(2002)
Pradeep Elamanchili, Eric J. Hoffman, Voltage level shifter having zero DC current and state retention in drowsy mode ,(2000)
Youichi Satou, Hiroaki Suzuki, Voltage level converter circuit and semiconductor integrated circuit device ,(2006)
Wayne T. Chen, John S. Clapp, Method and apparatus for high voltage level shifting ,(1992)
Bernhard H. Andresen, Frederick G. Wall, Terence G. W. Blake, Voltage level shifter with testable cascode devices ,(1999)
Hiroaki Nakano, Atsushi Sueoka, Semiconductor device to prevent a circuit from being inadvertently active ,(2004)
Andy T. Nguyen, Ronald L. Cline, Shi-dong Zhou, High-speed, low current level shifter circuits for integrated circuits having multiple power supplies ,(2003)