A prototyping platform for virtual reconfigurable units

作者: Loic Lagadec , Jean-Christophe Le Lann , Theotime Bollengier

DOI: 10.1109/RECOSOC.2014.6860689

关键词: PortingEmbedded systemComputer scienceSoftwareAbstraction (linguistics)Legacy systemField-programmable gate arrayVirtualizationComputer architectureReuseFull virtualization

摘要: Virtualization has been a key enabler for trading raw performances programmability, straightforward reuse and higher abstraction in the software world. Similarly, Virtual FPGAs define intermediate fabrics, on which to implement applications regardless of physical target. In order make legacy run up-to-date targets, only porting vFPGAs these targets is required, resulting factorizing development costs. cost though, that one can reduce by tailoring vFPGA based class requirements. Then, prototyping comes be central. This paper introduces platform dedicated virtual FPGAs. We offer generate ADL specification along with exploitation tools. appear as IPs embedded into

参考文章(18)
Löic Lagadec, Dominique Lavenier, Erwan Fabiani, Bernard Pottier, Placing, Routing, and Editing Virtual FPGAs field programmable logic and applications. pp. 357- 366 ,(2001) , 10.1007/3-540-44687-7_37
Ciprian Teodorov, Loïc Lagadec, Model-driven physical-design automation for FPGAs: fast prototyping and legacy reuse Software - Practice and Experience. ,vol. 44, pp. 455- 482 ,(2014) , 10.1002/SPE.2190
André DeHon, DPGA Utilization and Application field programmable gate arrays. pp. 115- 121 ,(1996) , 10.1145/228370.228387
K. Paulsson, M. Hubner, G. Auer, M. Dreschmann, L. Chen, J. Becker, Implementation of a Virtual Internal Configuration Access Port (JCAP) for Enabling Partial Self-Reconfiguration on Xilinx Spartan III FPGAs field-programmable logic and applications. pp. 351- 356 ,(2007) , 10.1109/FPL.2007.4380671
Loïc Lagadec, Damien Picard, Youenn Corre, Pierre-Yves Lucas, Experiment Centric Teaching for Reconfigurable Processors International Journal of Reconfigurable Computing. ,vol. 2011, pp. 1- 14 ,(2011) , 10.1155/2011/952560
Michael Hubner, Diana Gohringer, Juanjo Noguera, Jurgen Becker, Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs ieee international symposium on parallel distributed processing workshops and phd forum. pp. 1- 8 ,(2010) , 10.1109/IPDPSW.2010.5470736
Karel Heyse, Tom Davidson, Elias Vansteenkiste, Karel Bruneel, Dirk Stroobandt, Efficient implementation of Virtual Coarse Grained Reconfigurable Arrays on FPGAS field-programmable logic and applications. pp. 1- 8 ,(2013) , 10.1109/FPL.2013.6645516
Arnaud Tisserand, High-performance hardware operators for polynomial evaluation International Journal of High Performance Systems Architecture. ,vol. 1, pp. 14- 23 ,(2007) , 10.1504/IJHPSA.2007.013288
Robert Kirchgessner, Greg Stitt, Alan George, Herman Lam, VirtualRC: a virtual FPGA platform for applications and tools portability field programmable gate arrays. pp. 205- 208 ,(2012) , 10.1145/2145694.2145728
S.C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, R.R. Taylor, PipeRench: a reconfigurable architecture and compiler Computer. ,vol. 33, pp. 70- 77 ,(2000) , 10.1109/2.839324