Network device and method for recovering clock signal thereof
作者： Tsung-hsi Lee , Chen-wen Huang
DOI:
关键词: Clock signal 、 Word clock 、 Synchronous circuit 、 Digital clock manager 、 Digital clock 、 Clock domain crossing 、 Electronic engineering 、 Digital signal 、 Computer science 、 Self-clocking signal 、 Computer hardware
摘要: A network device communicating with a digital clock supply (DCS), first network, and second includes an input port, parsing module, synthesis module. The port receives signal from the DCS. module parses into plurality of signals different frequencies. uses to synthesize new signal. Phase is same as that
lens.org 参考文章(8)
Nasser Kurd, Javed Barkatullah, Digital clock skew detection and phase alignment ,(2001)
Kent E. Felske, James Aweya, Michel Ouellette, Delfin Y. Montuno, Technique for synchronizing clocks in a network ,(2002)
Pradeep Kiran Sarvepalli, Prakash Easwaran, Udayan Dasgupta, Murtaza Ali, Fernando A. Mujica, Sandeep Kesrimal Oswal, Diptendra Narayan Basu, Digital timing recovery method for communication receivers ,(2001)
Ju-Hyung Kim, Clock and data recovery circuit and method ,(2003)
Daniel J. Bedell, Charles A. Miller, Clock signal deskewing system ,(1996)
Peng Li, Russell E. Cook, Jan B Wilstrup, Steven J. Fraasch, Method and apparatus for clock recovery ,(2005)
Shu-Jiang Wang, Kimio Ueda, Nyun-Tae Kim, Mi-Jeong Kim, Ki-Hong Kim, Circuits and methods for recovering a clock signal ,(2005)
George T. Krieger, Fred C. Thomas, Daniel Alfonsi, Jeff G. Carter, Dai Feng, Ronald F. Hales, Refael Bar, Charlie M. Monroe, Readable indelible mark on storage media ,(1999)