Digital timing recovery method for communication receivers

作者: Pradeep Kiran Sarvepalli , Prakash Easwaran , Udayan Dasgupta , Murtaza Ali , Fernando A. Mujica

DOI:

关键词:

摘要: The present invention provides an apparatus, system and method for synchronizing a local clock signal with remote in communication network. Phase information is used to calculate number of “clock jitters” per unit time needed synchronize the locally generated clock. Introducing (removing) given amount delay at particular point results positive (negative) jitter which its minimum value defines resolution. jitters are introduced from plurality tapped line elements ( 310 ) selected by phase selector 350 response timing correction issued error module 520 ).

参考文章(4)
Kevin McCall, Ronald Kroesen, Janos Kovacs, Dynamic phase selector phase locked loop circuit ,(1995)
o Nec Ic Microcomp. Systems Ltd. Oota, o Nec Ic Micro. Syst. Ltd. Yamaguchi, Michimasa c, Tetsuya c, Digital phase locked loop capable of suppressing jitter ,(1999)