Memory transaction ordering
作者： David Puffer , James M. Dodd
DOI:
关键词: Flat memory model 、 Uniform memory access 、 Memory refresh 、 Computer memory 、 Interleaved memory 、 Computer science 、 Memory map 、 Registered memory 、 Extended memory 、 Parallel computing 、 Computer network
摘要: Machine-readable media, methods, and apparatus are described which order memory transactions to increase utilization of multiple channels. In some embodiments, a processor may determine an issue for based on the channels that service transactions. attempts obtain minimizes or reduces number idle periods experienced by Further, external controller servicing in determined order.
lens.org 参考文章(23)
Tomas G. Rokicki, Method and computer system for speculatively closing pages in memory ,(1999)
John B. Halbert, Jay C. Wells, James M. Dodd, Brian P. Johnson, Device and method for maximizing performance on a memory interface with a variable number of channels ,(2002)
James M. Dodd, Robert Milstrey, A method and apparatus to improve multi-cpu system performance for accesses to memory ,(2003)
Nicholas D. Wade, Brian K. Langendorf, James M. Dodd, Method and apparatus for determining memory types of a multi-type memory subsystem where memory of the different types are accessed using column control signals with different timing characteristics ,(1997)
William K. Zuravleff, Timothy Robinson, Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order ,(1995)
Howard S. David, James M. Dodd, Memory system with burst length shorter than prefetch length ,(2003)
Mark D. Hayter, James B. Keller, James Y. Cho, Memory controller with programmable configuration ,(2000)
Randy M. Bonella, Thomas J. Holman, Chung Lam, John B. Halbert, James M. Dodd, Dual-port buffer-to-memory interface ,(2002)
Gary J. Piccirillo, Benjamin H. Clark, Jerome J. Johnson, John M. MacLaren, Memory latency and bandwidth optimizations ,(2003)