Cache system and control method thereof, and multiprocessor system
作者： Takashi Miura
DOI:
关键词: Cache coloring 、 Cache invalidation 、 CPU cache 、 Cache 、 Page cache 、 Cache pollution 、 Computer hardware 、 Bus sniffing 、 Cache algorithms 、 Computer science
摘要: According to the embodiments, a cache system includes cache-data storing unit and failure detecting unit. The detects in units of line by determining whether instruction data prefetched from lower layer memory matches read out A which is detected invalidated.
lens.org 参考文章(18)
Bret Ronald Olszewski, Joseph Yih Chang, System and method for zeroing pages with cache line invalidate instructions in an LRU system having data cache with time tags ,(1996)
Thomas E. Westberg, Intelligent cache memory and prefetch method based on CPU data fetching characteristics ,(1992)
Arun Kwangil Iyengar, Karen Witting, Lakshmish Macheeri Ramaswamy, Daniela Rosu, Richard P. King, System and method for achieving different levels of data consistency ,(2003)
Todd C. Mowry, Consistently specifying way destinations through prefetching hints ,(1995)
Hiroshi Sasama, Masato Yoneda, Priority encoder applicable to large capacity content addressable memory ,(1993)
Zeev Offen, Oded Lempel, Ittai Anati, System and method for soft error handling ,(2003)
David V. James, Processor with sequences of processor instructions for locked memory updates ,(1994)
John S. Liptay, Charles F. Webb, Richard N. Gustafson, Data processor with enhanced error recovery ,(1993)
Ashwath Nagaraj, Thomas Singkiat Liong, Krishnakumar Rao, A modular mirrored cache memory battery backup system ,(1997)
Guy L. Guthrie, Hien M. Le, Alvan W. Ng, Phillip G. Williams, Michael S. Siegel, Derek E. Williams, Lateral castout (LCO) of victim cache line in data-invalid state ,(2009)