Advanced program verify for page mode flash memory

作者: Ray-Lin Wan , Kota Soejima , Kong-Mou Liou , Tien-Ler Lin , Chun-Hsiung Hung

DOI:

关键词:

摘要: Flash EEPROM cell and array designs, methods for programming the same result in efficient accurate of a flash chip. The chip comprises memory (170) including at least M rows N columns cells. word lines (172) are each coupled to cells one A plurality bit (174) page buffer (190) supplies input data Write control circuitry voltages response stored (191). Verify circuity automatically verifies by resetting bits which passes.

参考文章(31)
Tomoshi Futatsuya, Shinichi Kobayashi, Takeshi Nakayama, Yasushi Terada, Yoshikazu Miyawaki, Non-volatile semiconductor memory device incorporating data latch and address counter for page mode programming ,(1995)
M. Bauer, R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe, D. Mills, P. Ruby, R. Rozman, S. Sweha, S. Talreja, K. Wojciechowski, A multilevel-cell 32 Mb flash memory international solid-state circuits conference. pp. 132- 133 ,(1995) , 10.1109/ISSCC.1995.535462
Jerry A Kreifels, Mark Winston, George Hoekstra, Virgil Niles Kynett, Alan Baker, Steven Wells, Program/erase selection for flash memory ,(1988)
Eliyahou Harari, Sanjay Mehrotra, Winston Lee, Multi-state EEprom read and write circuits and techniques ,(1990)
Vincent Le Goascoz, Joseph Borel, Luc Audaire, Robert Poujois, Method and device for the storage of analog signals ,(1975)