Frequency synthesizer with digital calibration in a GSM directs conversion application and MB-OFDM UWB communication
作者： Wen Cheng Lai , Jhin-Fang Huang , Chu-Hao Fu
DOI: 10.1109/ICCE-TW.2015.7216964
关键词:
摘要: This paper presents a 0.18 μm CMOS Ultra wide band (UWB) frequency synthesizer with digital calibration technique to generate all the carrier frequencies for GSM direct conversion application which can vary tuning curve in closest target frequency, then, reduce VCO gain K and achieve optimized phase noise spur performance directs MB-OFDM UWB communication.
sci-hub.se 参考文章(15)
W. Rhee, Design of high-performance CMOS charge pumps in phase-locked loops international symposium on circuits and systems. ,vol. 2, pp. 545- 548 ,(1999) , 10.1109/ISCAS.1999.780807
Jong-Phil Hong, Sang-Gug Lee, Low Phase Noise G $ _{m}$ -Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO IEEE Journal of Solid-state Circuits. ,vol. 44, pp. 3079- 3091 ,(2009) , 10.1109/JSSC.2009.2031519
Yang-Wen Chen, Yueh-Hua Yu, Yi-Jan Emery Chen, A 0.18- $\mu$ m CMOS Dual-Band Frequency Synthesizer With Spur Reduction Calibration IEEE Microwave and Wireless Components Letters. ,vol. 23, pp. 551- 553 ,(2013) , 10.1109/LMWC.2013.2279113
Jhin-Fang Huang, Chun-Wei Shih, Ron-Yi Liu, A 5.8‐GHz frequency synthesizer chip design for worldwide interoperability for microwave access application Microwave and Optical Technology Letters. ,vol. 53, pp. 2931- 2935 ,(2011) , 10.1002/MOP.26405
Jinghang Liang, Zhiyin Zhou, Jie Han, Duncan G. Elliott, A 6.0–13.5 GHz Alias-Locked Loop Frequency Synthesizer in 130 nm CMOS IEEE Transactions on Circuits and Systems. ,vol. 60, pp. 108- 115 ,(2013) , 10.1109/TCSI.2012.2215696
Kuo-Hsing Cheng, Yu-Chang Tsai, Yu-Lung Lo, Jing-Shiuan Huang, A 0.5-V 0.4–2.24-GHz Inductorless Phase-Locked Loop in a System-on-Chip IEEE Transactions on Circuits and Systems. ,vol. 58, pp. 849- 859 ,(2011) , 10.1109/TCSI.2010.2089559
Chi-Sheng Lin, Ting-Hsu Chien, Chin-Long Wey, A 5.5-GHz 1-mW Full-Modulus-Range Programmable Frequency Divider in 90-nm CMOS Process IEEE Transactions on Circuits and Systems Ii-express Briefs. ,vol. 58, pp. 550- 554 ,(2011) , 10.1109/TCSII.2011.2161167
Chao-Ching Hung, Shen-Iuan Liu, A Noise Filtering Technique for Fractional- $N$ Frequency Synthesizers IEEE Transactions on Circuits and Systems Ii-express Briefs. ,vol. 58, pp. 139- 143 ,(2011) , 10.1109/TCSII.2011.2110390
Jaewook Shin, Hyunchol Shin, A Fast and High-Precision VCO Frequency Calibration Technique for Wideband $\Delta \Sigma $ Fractional-N Frequency Synthesizers IEEE Transactions on Circuits and Systems. ,vol. 57, pp. 1573- 1582 ,(2010) , 10.1109/TCSI.2009.2036057
Tsung-Hsien Lin, Yu-Jen Lai, An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL IEEE Journal of Solid-state Circuits. ,vol. 42, pp. 340- 349 ,(2007) , 10.1109/JSSC.2006.889360