Partial FPGA bitstream encryption enabling hardware DRM in mobile environments

作者: Mario Barbareschi , Alessandro Cilardo , Antonino Mazzeo

DOI: 10.1145/2903150.2911711

关键词:

摘要: The concept of digital right management (DRM) has become extremely important in current mobile environments. This paper shows how partial bitstream encryption can allow the secure distribution hardware applications resembling mechanisms traditional software DRM. Building on recent developments towards cores, demonstrates a prototypical implementation user device supporting such mechanisms. prototype extends Android operating system with support for reconfigurability and showcases interplay novel security concepts enabled by DRM, advantages design flow based high-level synthesis, opportunities provided software-rich reconfigurable Systems-on-Chips. Relying this prototype, we also collected extensive quantitative results demonstrating limited overhead incurred architecture.

参考文章(21)
Mario Barbareschi, Antonino Mazzeo, Antonino Vespoli, Network Traffic Analysis Using Android on a Hybrid Computing Architecture Algorithms and Architectures for Parallel Processing. pp. 141- 148 ,(2013) , 10.1007/978-3-319-03889-6_16
William Rosenblatt, Stephen Mooney, William Trippe, Digital Rights Management: Business and Technology John Wiley & Sons, Inc.. ,(2001)
Alessandro Cilardo, Mario Barbareschi, Antonino Mazzeo, Secure distribution infrastructure for hardware digital contents Iet Computers and Digital Techniques. ,vol. 8, pp. 300- 310 ,(2014) , 10.1049/IET-CDT.2014.0036
Florian Benz, Andre Seffrin, Sorin A. Huss, Bil: A tool-chain for bitstream reverse-engineering field programmable logic and applications. pp. 735- 738 ,(2012) , 10.1109/FPL.2012.6339165
Florian Devic, Lionel Torres, Jeremie Crenne, Benoit Badrignans, Pascal Benoit, SecURe DPR: Secure update preventing replay attacks for dynamic partial reconfiguration field programmable logic and applications. pp. 57- 62 ,(2012) , 10.1109/FPL.2012.6339241
Geng-Ming Chiu, James Chien-Mo Li, A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores IEEE Transactions on Very Large Scale Integration Systems. ,vol. 20, pp. 126- 134 ,(2012) , 10.1109/TVLSI.2010.2089071
Luke Pierce, Spyros Tragoudas, Enhanced Secure Architecture for Joint Action Test Group Systems IEEE Transactions on Very Large Scale Integration Systems. ,vol. 21, pp. 1342- 1345 ,(2013) , 10.1109/TVLSI.2012.2208209
Andrey Bogdanov, Amir Moradi, Tolga Yalcin, Efficient and side-channel resistant authenticated encryption of FPGA bitstreams 2012 International Conference on Reconfigurable Computing and FPGAs. pp. 1- 6 ,(2012) , 10.1109/RECONFIG.2012.6416743
Roel Maes, Dries Schellekens, Ingrid Verbauwhede, A Pay-per-Use Licensing Scheme for Hardware IP Cores in Recent SRAM-Based FPGAs IEEE Transactions on Information Forensics and Security. ,vol. 7, pp. 98- 108 ,(2012) , 10.1109/TIFS.2011.2169667