Secure distribution infrastructure for hardware digital contents

作者: Alessandro Cilardo , Mario Barbareschi , Antonino Mazzeo

DOI: 10.1049/IET-CDT.2014.0036

关键词:

摘要: Field-programmable gate array (FPGA) reconfigurability creates the possibility of distributing hardware cores pretty much like software digital contents, possibly on payment or a subscription basis. In this work, authors propose an infrastructure for secure distribution such contents (HDCs). Aimed at practical realisation envisioned scenario, study analyses security-related features current FPGA devices, example, (partial) bitstream encryption, and takes them as underlying constraints definition infrastructure. This work clearly identifies roles involved in process, including trusted third-party entity, introduces cryptographic protocol ensuring confidentiality trustworthiness partial bitstreams dynamically downloaded to user's device. also presents detailed case-study application namely image codec components, providing few quantitative results demonstrating limited overhead incurred by proposed solution terms time area costs. The conclusive section discusses lesson learned from draws proposals evolution which may enable full HDC concept.

参考文章(18)
Mario Barbareschi, Antonino Mazzeo, Antonino Vespoli, Network Traffic Analysis Using Android on a Hybrid Computing Architecture Algorithms and Architectures for Parallel Processing. pp. 141- 148 ,(2013) , 10.1007/978-3-319-03889-6_16
Florian Benz, Andre Seffrin, Sorin A. Huss, Bil: A tool-chain for bitstream reverse-engineering field programmable logic and applications. pp. 735- 738 ,(2012) , 10.1109/FPL.2012.6339165
Florian Devic, Lionel Torres, Jeremie Crenne, Benoit Badrignans, Pascal Benoit, SecURe DPR: Secure update preventing replay attacks for dynamic partial reconfiguration field programmable logic and applications. pp. 57- 62 ,(2012) , 10.1109/FPL.2012.6339241
Nathaniel Couture, Kenneth Kent, Periodic licensing of FPGA based intellectual property field-programmable technology. pp. 357- 360 ,(2006) , 10.1109/FPT.2006.270347
Geng-Ming Chiu, James Chien-Mo Li, A Secure Test Wrapper Design Against Internal and Boundary Scan Attacks for Embedded Cores IEEE Transactions on Very Large Scale Integration Systems. ,vol. 20, pp. 126- 134 ,(2012) , 10.1109/TVLSI.2010.2089071
Luke Pierce, Spyros Tragoudas, Enhanced Secure Architecture for Joint Action Test Group Systems IEEE Transactions on Very Large Scale Integration Systems. ,vol. 21, pp. 1342- 1345 ,(2013) , 10.1109/TVLSI.2012.2208209
Ahmet M. Eskicioglu, John Town, Edward J. Delp III, Security of digital entertainment content from creation to consumption International Symposium on Optical Science and Technology. ,vol. 4472, pp. 187- 211 ,(2001) , 10.1117/12.449749
Andrey Bogdanov, Amir Moradi, Tolga Yalcin, Efficient and side-channel resistant authenticated encryption of FPGA bitstreams 2012 International Conference on Reconfigurable Computing and FPGAs. pp. 1- 6 ,(2012) , 10.1109/RECONFIG.2012.6416743
Roel Maes, Dries Schellekens, Ingrid Verbauwhede, A Pay-per-Use Licensing Scheme for Hardware IP Cores in Recent SRAM-Based FPGAs IEEE Transactions on Information Forensics and Security. ,vol. 7, pp. 98- 108 ,(2012) , 10.1109/TIFS.2011.2169667