High-speed and low-voltage driven analog-to-digital converter

作者: Hiroshi Hasegawa

DOI:

关键词:

摘要: An N-bit A/D converter comprises 2 N cells connected in cascade, wherein the start cell receives an input analog signal and each performs a determination operation to produce signal. Each sample hold circuit, comparator, subtracter. The circuit samples value from first received previous holds value. comparator compares with reference subtracter subtracts subtrahend second which is by next cell. output of as above-mentioned same cascade-connected are controlled timing clocks so perform pipeline such that produces when

参考文章(8)
Hae-Seung Lee, Andrew N. Karanicolas, Digitally self-calibrating pipeline analog-to-digital converter ,(1994)
T. Kumamoto, M. Nakaya, H. Honda, S. Asai, Y. Akasaka, Y. Horiba, An 8-bit high-speed CMOS A/D converter IEEE Journal of Solid-state Circuits. ,vol. 21, pp. 976- 982 ,(1986) , 10.1109/JSSC.1986.1052638
D.G. Nairn, C.A.T. Salama, Algorithmic analogue-to-digital convertors using current-mode techniques IEE Proceedings G Circuits, Devices and Systems. ,vol. 137, pp. 163- 168 ,(1990) , 10.1049/IP-G-2.1990.0025
D. Macq, P.G.A. Jespers, A 10-bit pipelined switched-current A/D converter IEEE Journal of Solid-state Circuits. ,vol. 29, pp. 967- 971 ,(1994) , 10.1109/4.297705
S.H. Lewis, Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing. ,vol. 39, pp. 516- 523 ,(1992) , 10.1109/82.168943