Multibyte error correcting system

作者: Kazuhisa Yamamoto

DOI:

关键词:

摘要: An ECC decoder detects a no error, correctable error or an uncorrectable state and reports to art upper controller after user data is read. A indicative of the completion correction, erroneous abnormal operation detected logged for every process subblock unit in decoder, thereby enabling such be referred from controller. detection code provided detect non-detection correction errors when exceed correcting ability decoder. Further, circuit obtain values γ n0 nn decide solutions β k simultaneous equations (n) unknowns by formed sequentially coupling arithmetic operating one unknown unknowns. location each fixed variable length The presumes start executes dummy search switches ordinary at subblock. When header counting section record head discriminated, delay time switched short according block length, preventing large corresponding record.

参考文章(9)
Hung C. Nguyen, Michael G. Machado, Bruce R. Peterson, On-the-fly error correction with embedded digital controller ,(1992)
Paul Tsang, Bruce E. Johnson, On-the-fly error correction ,(1988)
Hung C. Nguyen, Bruce R. Peterson, Thomas D. Howell, Cross-checking for on-the-fly Reed Solomon error correction code ,(1992)
Michael J. O'keeffe, S Perera Robert, Error detection and correction in an optical storage system ,(1984)
Paul Santeler, Gary W. Thome, Lock signal extension and interruption apparatus ,(1991)
Makoto Nakamura, Tomoko Kodama, Error correcting device ,(1989)