Chained DMA devices for crossing common buses
作者： Robert Eric Vogelsberg , Gerald Donald Boldt , Stephen Dale Hanna
DOI:
关键词:
摘要: Chaining or cascading two more DMA devices to perform transfers across common buses. are modified act as a bus slave relative another master device so that information can be transferred from one third the devices. The cause stop sending data limit bandwidth requirements of bus.
lens.org参考文章(10)
Moshe Liron, Peripheral unit controller. ,(1981)
Kevin L. Treen, Multiprocessor/multimemory control system ,(1981)
Alain Falguieres, Maurice Ozil, Universal coupling means ,(1983)
Hidenori Hida, Akihiro Yoshitake, Hideyuki Iino, Direct memory access controller with expedited error control ,(1989)
Mario Anthony Marsico, John Carmine Pescatore, Michael Raymond Marr, Paul Douglas Sullivan, Ronald Julius Cooper, Gilbert Stevens Burrus, Multiple port service expansion adapter for a communications controller ,(1986)
David W. Stoenner, Sherman Lee, Timothy A. Olson, William M. Johnson, Drew J. Dutton, Direct memory access apparatus and methods for transferring data between buses having different performance characteristics ,(1987)
Yusaku Miki, Masaharu Nozaki, Hiroshi Nakamura, Shared system for shared information at main memory level in computer complex ,(1981)
John T. Liebel, Mark H. Kline, Edward A. Wolff, David P. Meier, Gideon Frieder, David T. Hughes, Intelligent main store for data processing systems ,(1979)
Marvin W. Rasmussen, Well-logging data processing system having segmented serial processor-to-peripheral data links ,(1982)
Stanley M. Nissen, DMA for digital computer system ,(1986)