作者: Kevin L. Treen
DOI:
关键词:
摘要: Apparatus for regulating access by each of a plurality asynchronous data processors to memories, processor being associated with one the memories and needing both read write its own memory processor's apparatus including local bus circuitry selectably permit have, or prevent from having, memory, connecting direct other processors' control giving requesting over another except when is given processors.