Multi-level bus access for multiple central processing unit

摘要: A system by which a number of central processing units (CPU's) may be used completely independently one another, and yet any CPU within the communicate with other in system. The implementation requires each to physically connected only its own bus even if there are many CPU's buses This enables have access all