Level shifted high impedance input multiplexor
作者： Rodney H. Orgill , William R. Mason
DOI:
关键词:
摘要: A high input impedance CMOS multiplexor. buffer stage is connected to common outputs of a plurality N-channel multiplexor switches. pull up P-channel transistor in this voltage source which equal the maximum output from one As such, can be fully shut off when logic "1" by The approximately or 10 14 ohms.
lens.org 参考文章(11)
William R. Valentine, Edge set/reset latch circuit having low device count ,(1987)
Neil Stuart Hastie, Richard Guy Cliff, Circuit arrangement for verifying data stored in a random access memory ,(1990)
Brian C. Miller, Gordon W. Motley, Peter J. Meier, Quick resolving latch. ,(1994)
Hendrikus J. M. Veendrick, Cornelis M. Huizer, Andreas A. J. M. van den Elshout, Flip-flop circuit having transfer gate delay ,(1992)
Richard G. Sowell, Robert Pieters, Finite metastable time synchronizer ,(1988)
Takeshi Hashizume, Yoshiki Tsujzhushi, Kazuhiro Sukashita, Transmission and latch circuit for logic signal ,(1990)
Jer-Min Tsai, Po-Wen Hsieh, Chen-Yi Lee, Sorter structure based on shiftable content memory ,(1995)
Tsuneaki Kudou, Naoko Nakamura, Flip-flop with scan path ,(1991)
Hideki Arakawa, Dual voltage supply circuit with multiplier-controlled transistor ,(1991)
Cecil H. Kaplinsky, Programmable CMOS flip-flop emptying multiplexers ,(1992)