Memory having multiple write ports and write insert unit, and method of operation
作者： Richard J. Carter
DOI:
关键词:
摘要: Exemplary embodiments of the present invention are directed to providing a memory having N write ports, where is greater than one. The includes first data unit plurality storage locations addressable by range addresses, and less ports. also has second control configured select among in response read command an associated address which falls within range. multiple units, each comprises at least one write-insert producing insert for receiving from other unit.
lens.org 参考文章(14)
John M. Golenbieski, Gary Bewick, Methods and apparatus for true least recently used (LRU) bit encoding for multi-way associative caches ,(1996)
Sheung-Fan Wen, Dual port memory operation method with synchronized read and write pointers ,(2000)
Martin L. Voogel, Kameswara K. Rao, Michael J. Hart, Memory architecture for non-volatile storage using gate breakdown structure in standard sub 0.35 micron process ,(2000)
Adam Kablanian, Memory array with a simultaneous read or simultaneous write ports ,(1999)
Jeff Ladwig, Robert Cohen, Multi-port memory device with multiple modes of operation and improved expansion characteristics ,(2003)
Roger E. Tipley, Philip C. Kelly, Method and apparatus for incorporating cache line replacement and cache write policy information into tag directories in a cache system ,(1991)
Robert J. Proebsting, Bruce Lorenz Chin, Methods of controlling memory buffers having tri-port cache arrays therein ,(1998)
Thomas B. Huang, Method and apparatus for emulating multi-ported memory circuits ,(1997)
A.J. Smith, A Comparative Study of Set Associative Memory Mapping Algorithms and Their Use for Cache and Main Memory IEEE Transactions on Software Engineering. ,vol. SE-4, pp. 121- 130 ,(1978) , 10.1109/TSE.1978.231482
Thomas B. Huang, Multi-port memory emulation using tag registers ,(1994)