Memory access control device and processing system having same
作者： Ikuhiro Tamura
DOI:
关键词: Configuration information 、 Address generation unit 、 Access control 、 External Bus Interface 、 Physical address 、 Port (computer networking) 、 Computer hardware 、 Computer science
摘要: A memory access control device enabling freer from a plurality of ports to memories and processing system having the same are provided. From among addresses generated at read address generation unit input an external bus, which is supplied local (LM) selected in accordance with configuration information by storage unit. Addresses correspond ports. Lower bits thereof instruct region inside LM, upper LM be accessed. The data output port LMs this address.
lens.org 参考文章(10)
Jeff Ladwig, Robert Cohen, Multi-port memory device with multiple modes of operation and improved expansion characteristics ,(2003)
Nicholas Kerin Ing-Simmons, Karl Marion Guttag, Robert J. Gove, Keith Balmer, Unique processor identifier in a multi-processing system having plural memories with a unified address space corresponding to each processor ,(1995)
Joseph N. Kovara, Claude R. Ceccon, Paul C. Mioduski, Self configuring computer network with automatic bus exchange of module identification numbers and processor assigned module numbers ,(1983)
David Chih, Switchable memory system and memory allocation method ,(1998)
Moinul Syed, Michael Allen, William C. Anderson, Hebbalalu S. Ramagopal, Lawrence A. Booth, David B. Witt, Ravi Kolagotla, System having a configurable cache/sram memory ,(2001)
Richard J. Carter, Memory having multiple write ports and write insert unit, and method of operation ,(2002)
一彦 梶谷, Kazuhiko Kajitani, Semiconductor integrated circuit device and its data processing method ,(1997)
Kurakake Mitsuo, ADDRESS INSTRUCTION SYSTEM ,(1980)
Otsu Hidenori, Igarashi Makoto, Nakamura Masami, DIGITAL SIGNAL PROCESSING SYSTEM ,(2003)
Akira Nakamatsu, Takao Abe, 伸夫 中村, 彰 中松, Nobuo Nakamura, 阿部 隆夫, Digital signal processor ,(1998)