Solid state data processor with versatile multisource interrupt organization

摘要: A data processor comprises a central processing unit, an interrupt handler for selectingly signalling single vector to said and multiple source means that are daisy-chained means, therewith exchanging request signals acknowledge signals. Bus interconnects all above subsystems. The communicates read command sources in parallel thereupon allows transmitting actual address on the bus means.