Digest of Additional NoC MACRO-Architectural Research
作者： Chrysostomos Nicopoulos , Vijaykrishnan Narayanan , Chita R. Das
DOI: 10.1007/978-90-481-3031-3_10
关键词:
摘要: This chapter serves as a collective summary of additional research conducted by the author in NoC macro-architectural domain. The topics presented here were not allocated individual chapters volume, because they deemed integral to core themes under investigation. However, described this is still significant peripheral value pillar explored second part volume. salient features chapter’s work substantially complement overall underlying concepts.
springer.com
sci-hub.st 参考文章(8)
Alaa R. Alameldeen, David A. Wood, Adaptive Cache Compression for High-Performance Processors ACM SIGARCH Computer Architecture News. ,vol. 32, pp. 212- 223 ,(2004) , 10.1145/1028176.1006719
R.B. Tremaine, T.B. Smith, M. Wazlowski, D. Har, Kwok-Ken Mak, S. Arramreddy, Pinnacle: IBM MXT in a memory controller chip IEEE Micro. ,vol. 21, pp. 56- 68 ,(2001) , 10.1109/40.918003
J. Duato, A new theory of deadlock-free adaptive routing in wormhole networks IEEE Transactions on Parallel and Distributed Systems. ,vol. 4, pp. 1320- 1331 ,(1993) , 10.1109/71.250114
Reetuparna Das, Asit K. Mishra, Chrysostomos Nicopoulos, Dongkook Park, Vijaykrishnan Narayanan, Ravishankar Iyer, Mazin S. Yousif, Chita R. Das, Performance and power optimization through data compression in Network-on-Chip architectures high-performance computer architecture. pp. 215- 225 ,(2008) , 10.1109/HPCA.2008.4658641
Alaa R. Alameldeen, David A. Wood, Interactions Between Compression and Prefetching in Chip Multiprocessors high-performance computer architecture. pp. 228- 239 ,(2007) , 10.1109/HPCA.2007.346200
J.M. Martinez-Rubio, P. Lopez, J. Duato, A cost-effective approach to deadlock handling in wormhole networks IEEE Transactions on Parallel and Distributed Systems. ,vol. 12, pp. 716- 729 ,(2001) , 10.1109/71.940746
Yi Lu, Balaji Prabhakar, Flavio Bonomi, Design of a Dynamic Priority-Based Fast Path Architecture for On-Chip Interconnects high performance interconnects. pp. 15- 20 ,(2007) , 10.1109/HOTI.2007.13
Dongkook Park, Chrysostomos Nicopoulos, Jongman Kim, N. Vijaykrishnan, Chita R. Das, A Distributed Multi-Point Network Interface for Low-Latency, Deadlock-Free On-Chip Interconnects 2006 1st International Conference on Nano-Networks and Workshops. pp. 1- 6 ,(2006) , 10.1109/NANONET.2006.346214