Design system and method for semiconductor integrated circuits
作者： Hideyuki Sekiguchi
DOI:
关键词:
摘要: A system for designing an IC (semiconductor integrated circuit) including extracting unit element data forming cells from design of to be designed, a framing pattern indicative the size each cell on basis and standard with which layout rules are prescribed, calculating whole area means, arranging within range predicted by predicting data. method includes steps net list wherein there described circuit elements under design, parameters specific element, connections among elements, extracted region framed range.
lens.org 参考文章(7)
Norman E. Moyer, Electrically erasable programmable read-only memory cell having a shared diffusion ,(1980)
David G. Von Bank, Michael T. Juran, Schematic capture method having different model couplers for model types for changing the definition of the schematic based upon model type selection ,(1989)
Michael D. Rostoker, Floorplanning technique using multi-partitioning based on a partition cost factor for non-square shaped partitions ,(1995)
R. P. Dube, R. E. Miller, Computer Aided Engineering ,(1994)
T. Hiwatashi, S. Kurosawa, An interactive/automatic floor planner for hierarchically designed cell based VLSIs IEEE Proceedings of the Custom Integrated Circuits Conference. ,(1990) , 10.1109/CICC.1990.124836
Franck J. Poirot, Gabriele Saucier, Automatic synthesis of integrated circuits employing controlled input dependency during a decomposition process ,(1990)
Shigeru Shimada, Ryuji Shibata, Atsushi Kurosawa, Method of designing cells applicable to different design automation systems ,(1993)