A Low-Power Low-Noise Dynamic Comparator With Latch-Embedding Floating Amplifier
作者： Ziwei Li , Wenbin He , Fan Ye , Junyan Ren
DOI: 10.1109/APCCAS50809.2020.9301705
关键词:
摘要: An energy-efficient dynamic comparator is presented and analyzed in this paper. The pre-amplifier is dynamically powered by a floating reservoir capacitor and consists of an inverter-…
sci-hub.st 参考文章(6)
Samaneh Babayan-Mashhadi, Reza Lotfi, Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator IEEE Transactions on Very Large Scale Integration (VLSI) Systems. ,vol. 22, pp. 343- 352 ,(2014) , 10.1109/TVLSI.2013.2241799
Long Chen, Arindam Sanyal, Ji Ma, Xiyuan Tang, Nan Sun, Comparator common-mode variation effects analysis and its application in SAR ADCs 2016 IEEE International Symposium on Circuits and Systems (ISCAS). pp. 2014- 2017 ,(2016) , 10.1109/ISCAS.2016.7538972
Md Shakil Akter, Kofi A. A. Makinwa, Klaas Bult, A Capacitively Degenerated 100-dB Linear 20–150 MS/s Dynamic Amplifier IEEE Journal of Solid-state Circuits. ,vol. 53, pp. 1115- 1126 ,(2018) , 10.1109/JSSC.2017.2778277
Harijot Singh Bindra, Christiaan E. Lokin, Daniel Schinkel, Anne-Johan Annema, Bram Nauta, A 1.2-V Dynamic Bias Latch-Type Comparator in 65-nm CMOS With 0.4-mV Input Noise IEEE Journal of Solid-state Circuits. ,vol. 53, pp. 1902- 1912 ,(2018) , 10.1109/JSSC.2018.2820147
Xiyuan Tang, Linxiao Shen, Begum Kasap, Xiangxing Yang, Wei Shi, Abhishek Mukherjee, David Z. Pan, Nan Sun, An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier IEEE Journal of Solid-state Circuits. ,vol. 55, pp. 1011- 1022 ,(2020) , 10.1109/JSSC.2019.2960485
Soon-Jyh Chang, Ying-Zu Lin, Chun-Cheng Liu, Guan-Ying Huang, A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure symposium on vlsi circuits. ,vol. 45, pp. 731- 740 ,(2010)