An Energy-Efficient Comparator With Dynamic Floating Inverter Amplifier
作者： Xiyuan Tang , Linxiao Shen , Begum Kasap , Xiangxing Yang , Wei Shi
DOI: 10.1109/JSSC.2019.2960485
关键词:
摘要: This article presents an energy-efficient comparator design. The pre-amplifier adopts an inverter-based input pair powered by a floating reservoir capacitor; it realizes both current reuse and dynamic bias, thereby significantly boosting gm/ID and reducing noise. Moreover, it greatly reduces the influence of the process corner and the input common-mode voltage on the comparator performance, including noise, offset, and delay. A prototype comparator in 180 nm achieves 46-μV input-referred noise while consuming only 1 pJ per comparison …
harvard.edu
sci-hub.se 参考文章(15)
Yannis Tsividis, Operation and modeling of the MOS transistor ,(1987)
Behzad Razavi, Design of Analog CMOS Integrated Circuits ,(1999)
Behzad Razavi, The StrongARM Latch [A Circuit for All Seasons] IEEE Solid-State Circuits Magazine. ,vol. 7, pp. 12- 17 ,(2015) , 10.1109/MSSC.2015.2418155
A. Sanyal, N. Sun, SAR ADC architecture with 98% reduction in switching energy over conventional scheme Electronics Letters. ,vol. 49, pp. 248- 250 ,(2013) , 10.1049/EL.2012.3900
T. Sepke, P. Holloway, C.G. Sodini, H.-S. Lee, Noise Analysis for Comparator-Based Circuits IEEE Transactions on Circuits and Systems. ,vol. 56, pp. 541- 553 ,(2009) , 10.1109/TCSI.2008.2002547
Michiel van Elzakker, Ed van Tuijl, Paul Geraedts, Daniël Schinkel, Eric A. M. Klumperink, Bram Nauta, A 10-bit Charge-Redistribution ADC Consuming 1.9 $\mu$ W at 1 MS/s IEEE Journal of Solid-state Circuits. ,vol. 45, pp. 1007- 1015 ,(2010) , 10.1109/JSSC.2010.2043893
Bernt Øksendal, Stochastic Differential Equations The Mathematical Gazette. ,vol. 77, pp. 65- 84 ,(1985) , 10.1007/978-3-642-14394-6_5
P. Nuzzo, F. De Bernardinis, P. Terreni, G. Van der Plas, Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures IEEE Transactions on Circuits and Systems. ,vol. 55, pp. 1441- 1454 ,(2008) , 10.1109/TCSI.2008.917991
J. Montanaro, R.T. Witek, K. Anne, A.J. Black, E.M. Cooper, D.W. Dobberpuhl, P.M. Donahue, J. Eno, W. Hoeppner, D. Kruckemyer, T.H. Lee, P.C.M. Lin, L. Madden, D. Murray, M.H. Pearce, S. Santhanam, K.J. Snyder, R. Stehpany, S.C. Thierauf, A 160 MHz 32 b 0.5 W CMOS RISC microprocessor international solid-state circuits conference. ,vol. 31, pp. 1703- 1714 ,(1996) , 10.1109/JSSC.1996.542315
Md Shakil Akter, Kofi A. A. Makinwa, Klaas Bult, A Capacitively Degenerated 100-dB Linear 20–150 MS/s Dynamic Amplifier IEEE Journal of Solid-state Circuits. ,vol. 53, pp. 1115- 1126 ,(2018) , 10.1109/JSSC.2017.2778277