Synthesized clock microcomputer with power saving
作者： Wendell Lee Little , Walter Lee Davis , Barry Wayne Herold
DOI:
关键词:
摘要: A microcomputer (104) having predetermined clock pulse frequency requirements receives pulses from a multiplying type synthesizer (200) which utilizes reference less than the largest of requirements. The is responsive to program instructions generate frequencies sufficient satisfy requirement for immediate execution programmed tasks. As change, responds provide only required. Thus, power dissipated by entire system minimized.
lens.org 参考文章(9)
Michael J Cochran, Driver means for lsi calculator to reduce power consumption ,(1973)
Kenneth A. Lies, Clocked logic low power standby mode ,(1979)
Atsushi Kobayashi, Makiji Kobayashi, Minejiro Nojima, Integrated circuit with interruptable oscillator circuit ,(1981)
Jr. William J. Riley, Control device for a phase lock loop vernier frequency synthesizer ,(1979)
Ronald W. Streiber, Donald L. McLaughlin, Reducing power consumption in calculators ,(1974)
Toshio Nishimura, Shintaro Hashimoto, Low power consumption integrated circuit for a combined timepiece and calculator ,(1979)
Ruben J. Gonzalez, Jaime A. Borras, Range control circuit for counter to be used in a frequency synthesizer ,(1981)
Raymond Gass, High reliability duplicated clock device ,(1982)
Mitsushi Shiono, Shihoko Oyanagi, Tatsuaki Sekikawa, Kiyoshi Wagai, Selective calling receiver ,(1988)