Multiple arbitration scheme
作者： Michael L. Ziegler , William R. Bryg , John F. Shelton
DOI:
关键词:
摘要: A multiple round-robin arbitration scheme for a shared bus system (10) that ensures forward progress by each component utilizing the (12). In system, modules (16, 18, 20, 22) arbitrate control of (12) one or more cycles, and send transactions on during cycles in which they bus. The are divided into set transaction classes. Certain classes cannot be issued certain cycles. other any class may issued. ensuring module seeking to issue given obtains cycle when can
lens.org 参考文章(12)
Robert D. Lee, Hal Kurkowski, Dual port ram with arbitration status register ,(1988)
Chang-Lung Chen, Data bus arbitration for split transaction computer bus ,(1992)
Stephen P. Thompson, Memory arbitration for video subsystems ,(1989)
Paul R. Culley, Priority arbitration circuit for processor access ,(1986)
Jean-Marc Frailong, Jean A. Gastinel, Pradeep S. Sindhu, Arbitration of packet switched busses, including busses for shared memory multiprocessors ,(1991)
Wielming Sieh, Curtis S. McDowell, Armando Garcia, Centralized backplane bus arbiter for multiprocessor systems ,(1991)
Jay Cantrell, Ed Schurig, Bus arbiter system and method utilizing hardware and software which is capable of operation in distributed mode or central mode ,(1992)
Robert J. Simcoe, Robert E. Thomas, Fast arbiter having easy scaling for large numbers of requesters, large numbers of resource types with multiple instances of each type, and selectable queuing disciplines ,(1991)
Nader Amini, Terence Joseph Lohman, Bechara Fouad Boury, Controlling bus allocation using arbitration hold ,(1992)
Robert D. Odineal, Thomas R. Hotchkiss, James B. Williams, Craig R. Frink, Michael L. Ziegler, Robert J. Brooks, John L. Wood, William R. Bryg, Queue-based predictive flow control mechanism ,(1994)