Prefetching data in response to a read transaction for which the requesting device relinquishes control of the data bus while awaiting data requested in the transaction
作者： John M. MacLaren
DOI:
关键词: Computer hardware 、 Delayed Memory 、 Control bus 、 Computer network 、 Computer science 、 Computer data storage 、 System bus 、 Control (management) 、 Database transaction 、 Address bus
摘要: A computer system includes a memory device on the first data bus, requesting that initiates delayed read transaction second and bridge delivers to bus receives from completion requested in transaction. The storage buffer stores data, management element automatically requests additional be placed buffer.
lens.org 参考文章(48)
Nader Amini, Ashu Kohli, Gregory N. Santos, Bus-to-bus bridge for optimising data transfers between a system bus and a peripheral bus ,(1994)
Nicholas D. Wade, George R. Hayek, Gary A. Solomon, Abid Asghar, Peter D. MacWilliams, Arbitration signaling mechanism to prevent deadlock guarantee access latency, and guarantee acquisition latency for an expansion bridge ,(1994)
David W. Siegel, Sudhir Dhawan, Ravi K. Arimilli, Cache system using mask bits to recorder the sequences for transfers of data through cache to system memory ,(1992)
Nicholas Wade, Bruce Young, Mark Lalich, Method and apparatus for providing deterministic read access to main memory in a computer system ,(1996)
John K. Langgood, Edward Yee, Kimberly Kibbe Sendlein, Wan Lin Leung, Gerald George Isaac, John Joseph Szarek, Computer system with a device for selectively blocking writebacks of data from a writeback cache to memory ,(1995)
Rajeev Prasad, Nilesh Shah, Apparatus and method for determining the status of data buffers in a bridge between two buses during a flush operation ,(1994)
John W. Blackledge, Cindy M. Merkin, Ariel Cohen, Sagi Katz, Method and apparatus for configuring a bus-to-bus bridge ,(1995)
Michael L. Ziegler, William R. Bryg, John F. Shelton, Multiple arbitration scheme ,(1995)
Mark Taylor, Paul R. Culley, Double buffering operations between the memory bus and the expansion bus of a computer system ,(1993)
Philip E. Brunelle, Demand allocation of read/write buffer partitions favoring sequential read cache ,(1993)