Substrate bias generating circuit
作者： Kazuo Yamaguchi
DOI:
关键词:
摘要: A substrate bias generating circuit includes an oscillator having a control terminal and for negative voltage responsive to the output signal of circuit. The further divider connected between ground terminal, level sensor producing when it is detected that reaches predetermined value, thereby stop oscillating operation
google.com.au 参考文章(7)
F Smith, Self-biasing technique for mos substrate voltage ,(1972)
W.L. Martino, J.D. Moench, A.R. Bormann, R.C. Tesch, An on-chip back-bias generator for MOS dynamic memory IEEE Journal of Solid-state Circuits. ,vol. 15, pp. 820- 826 ,(1980) , 10.1109/JSSC.1980.1051477
Harold J. Weber, Clocked logic power supply ,(1980)
Robert S. Green, Integrated circuit with threshold regulation ,(1977)
Kurt Hoffmann, Roland Ernst, Semiconductor circuit with at least two field effect transistors united in a semiconductor crystal ,(1979)
Yong K. Lee, Joseph R. Domitrowich, Regulated MOS substrate bias voltage generator for a static random access memory ,(1981)
Akira C O Prof. Edward J. Mccluskey Kanuma, Substrate bias generation circuit ,(1980)