Systems and methods of low offset switched capacitor comparators

作者: Bradford Lawrence Hunter , Wallace Edward Matthews

DOI:

关键词:

摘要: The disclosed systems and methods of low offset switched capacitor comparator reduce settling errors. system operates in two major phases. During a first phase, the input voltage is sampled on capacitors differential amplifier configured unity gain configuration to sample offset. second difference amplified at output comparator. transient sampling error reduced by shorting outputs for period start phase. A clocked provides fast comparison using internal positive feedback. should have developed sufficient overcome

参考文章(3)
Harold Kutz, Eashwar Thiagarajan, Configurable switched capacitor block ,(2011)
Koichiro Mashiko, Akira Kurauchi, Koji Sushihara, Zheng Liu, Yasuhide Shimizu, Shoji Kawahito, Kuniyuki Tani, Sample hold circuit for use in time-interleaved a/d converter apparatus including paralleled low-speed pipeline a/d converters ,(2009)
De Plassche Rudy Johan Van, Clocked comparator with offset reduction ,(1990)