Stacked PMOS clamps for high voltage power supply protection

作者: T.J. Maloney , W. Kan

DOI: 10.1109/EOSESD.1999.818992

关键词:

摘要: … power supply voltage) has reached even higher levels. These currents are higher still for the pulsed voltages that a typical power supply … that, if desired, a pulsed one amp of current can …

参考文章(9)
M. Bohr, S.S. Ahmed, S.U. Ahmed, M. Bost, T. Ghani, J. Greason, R. Hainsey, C. Jan, P. Packan, S. Sivakumar, S. Thompson, J. Tsai, S. Yang, A high performance 0.25 /spl mu/m logic technology optimized for 1.8 V operation international electron devices meeting. pp. 847- 850 ,(1996) , 10.1109/IEDM.1996.554112
E.R. Worley, R. Gupta, B. Jones, R. Kjar, C. Nguyen, M. Tennyson, Sub-micron chip ESD protection schemes which avoid avalanching junctions electrical overstress electrostatic discharge symposium. pp. 13- 20 ,(1995) , 10.1109/EOSESD.1995.478263
T.J. Maloney, S. Dabral, Novel clamp circuits for IC power supply protection IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C. ,vol. 19, pp. 150- 161 ,(1996) , 10.1109/3476.558861
Krishna Seshan, Kenneth J. Wu, Timothy J. Maloney, The Quality and Reliability of Intel's Quarter Micron Process ,(2000)
M Bohr, SU Ahmed, L Brigham, R Chau, R Gasser, R Green, W Hargrove, E Lee, R Natter, S Thompson, K Weldon, S Yang, None, A high performance 0.35 /spl mu/m logic technology for 3.3 V and 2.5 V operation international electron devices meeting. pp. 273- 276 ,(1994) , 10.1109/IEDM.1994.383414
S. Yang, S. Ahmed, B. Arcot, R. Arghavani, P. Bai, S. Chambers, P. Charvat, R. Cotner, R. Gasser, T. Ghani, M. Hussein, C. Jan, C. Kardas, J. Maiz, P. McGregor, B. McIntyre, P. Nguyen, P. Packan, I. Post, S. Sivakumar, J. Steigerwald, M. Taylor, B. Tufts, S. Tyagi, M. Bohr, A high performance 180 nm generation logic technology international electron devices meeting. pp. 197- 200 ,(1998) , 10.1109/IEDM.1998.746320