Conductor with a plurality of vertical extensions for a 3D device

作者: Yen-Hao Shih , Hang-Ting Lue

DOI:

关键词:

摘要: Conductors in a 3D circuit that include horizontal lines with plurality of vertical extensions high aspect ratio trenches can be formed using two-step etching procedure. The procedure comprise providing substrate having spaced-apart stacks; forming pattern pillars body conductor material between and the over stacks, connecting pillars. deposited stacks. A first etch process used to form second lines. conductors as word or bit memory.

参考文章(240)
Noriyuki Shimoji, Takanori Ozawa, Hironobu Nakao, Semiconductor nonvolatile memory with wide memory window and long data retention time ,(1992)
Constantin Papadas, Remanent memory device ,(1998)
H. Horii, J.H. Yi, J.H. Park, Y.H. Ha, I.G. Baek, S.O. Park, Y.N. Hwang, S.H. Lee, Y.T. Kim, K.H. Lee, U-In Chung, J.T. Moon, A novel cell technology using N-doped GeSbTe films for phase change RAM symposium on vlsi technology. pp. 177- 178 ,(2003) , 10.1109/VLSIT.2003.1221143
Haruki Toda, Phase change memory device ,(2003)
Y.H. Ha, J.H. Yi, H. Horii, J.H. Park, S.H. Joo, S.O. Park, U-In Chung, J.T. Moon, An edge contact type cell for Phase Change RAM featuring very low power consumption symposium on vlsi technology. pp. 175- 176 ,(2003) , 10.1109/VLSIT.2003.1221142
M. Gill, T. Lowrey, J. Park, Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications international solid-state circuits conference. ,vol. 2, pp. 158- 446 ,(2002) , 10.1109/ISSCC.2002.992192