Providing A Directory Cache For Peripheral Devices
作者： Henk G. Neefs , Andrew Y. Sun , Manoj K. Arora , Ravindra P. Saraf , Rahul Pal
DOI:
关键词:
摘要: In one embodiment, the present invention includes a processor having at least core and uncore logic. The logic can include home agent to act as guard control access memory region. Either in or another portion of logic, directory cache may be provided store ownership information for region owned by an coupled processor. this way, when request misses cache, transaction avoided. Other embodiments are described claimed.
lens.org 参考文章(23)
James R. Vash, Sailesh Kottapalli, Bongjin Jung, Andrew Y. Sun, Jeffrey Baxter, Processing non-ownership load requests hitting modified line in cache of a different processor ,(2009)
Krishnakanth Sistla, Yen-Cheng Liu, George Cai, Cache filtering using core indicators ,(2004)
Doddaballapur N. Jayasimha, James R. Anderson, Snoop filter line replacement for reduction of back invalidates in multi-node architectures ,(2003)
Henk G. Neefs, Dheemanth Nagaraj, Manoj K. Arora, Sailesh Kottapalli, Rahul Pal, Extending a cache coherency snoop broadcast protocol with directory information ,(2010)
Lily P. Looi, Manoj Khare, Akhilesh Kumar, Mechanism for handling explicit writeback in a cache coherent multi-node architecture ,(2001)
Tuan M. Quach, Kai Cheng, Lily Pao Looi, Snoop filter bypass ,(2002)
Robert J. Safranek, Kai Cheng, Partially inclusive snoop filter ,(2002)
Zhong-ning Cai, Krishnakanth V. Sistla, Jeffrey D. Gilbert, Yen-Cheng Liu, Cache coherency sequencing implementation and adaptive LLC access priority control for CMP ,(2005)
David Arnold Luick, Multiple processor core device having shareable functional units for self-repairing capability ,(2003)