Buffer integrated circuit providing testing interface
作者： Kenneth Brakeley Ii Welles , Paul Andrew Delano , Richard Ian Hartley , Michael James Hartman , Abhijit Chatterjee
DOI:
关键词:
摘要: An auxiliary monolithic integrated circuit chip provides both buffer amplification and testing interfaces. Off-the-shelf chips can be connected into an electronics system using one of these before each input port after output port, to implement functional similar that done on with built-in test circuitry.
google.co.uk 参考文章(12)
Keith Jackson, Jeffrey A. Niehaus, Test circuit for VSLI integrated circuits ,(1986)
Hugh W. Littlebury, Mavin C. Swapp, Method and apparatus for testing high pin count integrated circuits ,(1990)
Kazuhiko Ishii, Yoshimi Gotoh, Atomi Noguchi, Fault tolerable redundancy control ,(1983)
John H. Wensley, Fault tolerant computational system and voter circuit ,(1980)
Kazuhio Sakashita, Satoru Kishida, Toshiak Hanibuchi, Semiconductor logic integrated circuit device having first and second operation modes for testing Microelectronics Reliability. ,vol. 29, ,(1987) , 10.1016/0026-2714(89)90155-8
Anthony Acampora, Broadcast type satellite communication systems ,(1980)
Richard F. Boyle, Robert A. Feretich, Laurence H. Cooke, A scannable asynchronous/synchronous cmos latch ,(1984)
Thomas W. Petschauer, Lee T. Thorsrud, Donald B. Bennett, VLSI Wired-OR driver/receiver circuit ,(1982)
Christopher D. Sonnek, Test circuit and method ,(1988)
Paul Anthony Wood, Test overlay circuit ,(1987)