Soft hierarchy-based physical synthesis for large-scale, high-performance circuits

作者: Ruchir Puri , Haoxing Ren , Alvan W. Ng , Minsik Cho , Hua Xiang

DOI:

关键词:

摘要: In one embodiment, the invention is a method and apparatus for soft hierarchy-based synthesis large-scale, high-performance circuits. One embodiment of physically synthesizing design an integrated circuit includes compiling logical description into flattened netlist, extracting hierarchy from wherein defines boundary on die across which cells are permitted to move, placing cell in accordance with hierarchy.

参考文章(31)
Satoshi Shibatani, Koki Tsurusaki, Semiconductor device design method ,(2010)
Stefan Bonsels, Alexander Woerner, Tobias Werner, Friedrich Schroeder, System and Method for Placing Integrated Circuit Functional Blocks According to Dataflow Width ,(2010)
William Halpin, Benoit Lemonnier, Kenneth S. McElvain, Architectural physical synthesis ,(2008)
Ankur Narang, Sandeep A. Aji, Shantanu Ganguly, Constraint-based global router for routing high performance designs ,(2002)
Dorothy Kucar, Victor N. Kravets, Louise H. Trevillyan, Ruchir Puri, Smita Krishnaswamy, Haifeng Qian, Jagannathan Narasimhan, Haoxing Ren, Chin Ngai Sze, Minsik Cho, Hua Xiang, Matthew M. Ziegler, Converged large block and structured synthesis for high performance microprocessor designs ,(2010)
Patrick D. Gibson, Kurt C. Hertz, Thomas H. Kauth, Laurence W. Grodd, Hierarchical feature extraction for electrical interaction calculations ,(2002)
Prabhakar Kudva, David S. Kung, Leon Stok, Nathaniel Hieter, David J. Hathaway, Method for performing timing closure on VLSI chips in a distributed environment ,(2003)