Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing
作者： Radu Teodorescu , Jun Nakano , Abhishek Tiwari , Josep Torrellas
关键词:
摘要: … To generate the per-chip Vth and Leff maps, we use the geoR statistical package [35] of R [33]. We use a resolution of 1M grid points per chip. To relate BB to Vth, we use the nonlinear …
acm.org
ohio-state.edu
computer.org参考文章(49)
Priya Nagpurkar, Chandra Krintz, Phase-based visualization and analysis of Java programs Science of Computer Programming. ,vol. 59, pp. 64- 81 ,(2006) , 10.1016/J.SCICO.2005.07.004
Michael D. Smith, Overcoming the challenges to feedback-directed optimization (Keynote Talk) Sigplan Notices. ,vol. 35, pp. 1- 11 ,(2000) , 10.1145/351397.351408
Matthew Arnold, Michael Hind, Barbara G. Ryder, Online feedback-directed optimization of Java Proceedings of the 17th ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications - OOPSLA '02. ,vol. 37, pp. 111- 129 ,(2002) , 10.1145/582419.582432
K.A. Bowman, S.G. Duvall, J.D. Meindl, Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration IEEE Journal of Solid-state Circuits. ,vol. 37, pp. 183- 190 ,(2002) , 10.1109/4.982424
Sanjay V. Kumar, Chris H. Kim, Sachin S. Sapatnekar, Mathematically assisted adaptive body bias (ABB) for temperature compensation in gigascale LSI systems Proceedings of the 2006 conference on Asia South Pacific design automation - ASP-DAC '06. pp. 559- 564 ,(2006) , 10.1145/1118299.1118433
Vasanth Bala, Evelyn Duesterwald, Sanjeev Banerjia, Dynamo ACM SIGPLAN Notices. ,vol. 46, pp. 41- 52 ,(2011) , 10.1145/1988042.1988044
Abhishek Tiwari, Smruti R. Sarangi, Josep Torrellas, ReCycle: Proceedings of the 34th annual international symposium on Computer architecture - ISCA '07. ,vol. 35, pp. 323- 334 ,(2007) , 10.1145/1250662.1250703
Eric Humenay, Kevin Skadron, David Tarjan, Impact of process variations on multicore performance symmetry design, automation, and test in europe. pp. 1653- 1658 ,(2007) , 10.5555/1266366.1266729
David Brooks, Vivek Tiwari, Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations international symposium on computer architecture. ,vol. 28, pp. 83- 94 ,(2000) , 10.1145/339647.339657
Debjit Sinha, Gokhan Memik, Jonathan Adams, Hai Zhou, Serkan Ozdemir, Yield-Aware Cache Architectures international symposium on microarchitecture. pp. 15- 25 ,(2006) , 10.1109/MICRO.2006.52