An instruction supply mechanism
作者： Laurent Wojcieszak , Andrew Cofler
DOI:
关键词:
摘要: An instruction prefetch buffer is described which has a powersave mechanism. A set of output devices an supply mechanism each have stop switch either pass on changed bit sequence or the previously supplied sequence. If supplied, no power utilized in that machine cycle.
lens.org 参考文章(9)
Takashi Sakao, Toshimichi Matsuzaki, Data processing apparatus for performing parallel decoding and parallel execution of a variable word length instruction ,(1992)
Shunichi Iwata, Sugako Otani, Processor for executing instruction codes of two different lengths and device for inputting the instruction codes ,(1997)
Toshiharu Ohshima, Eiji Tobita, Data processing device for variable word length instruction system having short instruction execution time and small occupancy area ,(1994)
Yew-Koon Tan, Shuichi Maeda, Digital signal processor with variable width instructions ,(1998)
Toshiharu Ohshima, Akihiro Yoshitake, Data processor decoding and executing a train of instructions of variable length ,(1990)
Linda L Hurd, エル．ハード リンダ, Power reducing method for multi-instruction word processor ,(1998)
Suumuya Marric, Albert J Lauper, METHOD AND SYSTEM REDUCING POWER CONSUMPTION IN ELECTRONIC CIRCUIT ,(1998)
Loper Albert J, Suumuya Malik, METHOD AND SYSTEM FOR DECREASING POWER CONSUMPTION INSIDE ELECTRONIC CIRCUIT ,(1998)