Pipelined instruction processor with data bypassing and disabling circuit

摘要: An instruction processing device has a of pipe-line stage with functional unit for executing command from an instruction. A first register is coupled to the storing result execution when reached one pipeline stages, and supplying bypass operand data unit. file second downstream disable circuit selectively results in under control instructions.