System and method for reducing write traffic in processors

摘要: An instruction execution device and method are disclosed for reducing register write traffic within a processor. The includes an pipeline producing result instruction, file that at least one port storing the result, bypass circuit allowing access to means indicating whether is used by only other control preventing from being stored in when has been accessed via instruction.