Circuit for converting between serial and parallel data streams by high speed addressing
作者： Frank D. Ferraiolo , Haluk O. Askin
DOI:
关键词:
摘要: A circuit for converting a multi-bit data signal from first format to second format. The includes an input receiving the in format, output providing and ring counter having number of stages providing, sequential order, stage signals. conversion device connected between has latches with each latch being simultaneously bits control is provided controlling latching selected latches, transmission transmitting latched responsive signals counter, thereby placing
lens.org 参考文章(11)
Jerome J. Symanski, High speed serial data synchronization scheme ,(1975)
Michael G. Machado, Integrated encoder decoder for variable length, zero run length limited codes ,(1986)
Clement Y. Poiraud, Michel A. Lechaczynski, Paul P. Viallon, Guy G. Duforestel, Device for serializing/deserializing bit configurations of variable length ,(1984)
Stephen Charles Carlton, Serial-to-parallel converter for high-speed bit streams ,(1986)
James H. Milligan, Enhanced distance data transmission system ,(1984)
Edmond de Niet, Device for coding signals which are distributed between a number of channels ,(1982)
Masao Yamasawa, Tetsuo Soejima, High speed shift register circuit ,(1982)
Abzug Irving, Ring checking circuit ,(1957)
Frederick J. Highton, Level shifting circuitry for serial to parallel converter ,(1986)
G Grant, Clock apparatus and data processing system ,(1972)