Direct memory access controller with multiple transaction functionality

作者: Douglas G. Keithley , John D. Marshall , William R. Schmidt

DOI:

关键词:

摘要: A direct memory access controller is set forth. The includes first and second registers storing various values that are used to the parameters of DMA transfers take place during a single data transaction. register stores start address location value define at which for transaction begin. end also transfer control circuitry executing adapted automatically execute multiple, consecutive transactions using stored in registers.

参考文章(12)
Haruhiko Tsuchiya, Tsutomu Araki, Hiroshi Aoki, Hiroshi Yamamoto, Shinji Ogawa, Display data transfer control apparatus applicable for display unit ,(1986)
Tetsuya Nakagawa, Haruo Kamimaki, Atsushi Kiuchi, Dan Talmage, Kosaku Aida, System for transferring data of reusing a plurality of data transferring area cyclically ,(2001)
Mamoru Sakugawa, DMA controller having a trace buffer ,(2002)
Franck Seigneret, Praveen Kolli, Sivayya Ayinala, Nabil Khalifa, Multi-channel DMA with shared FIFO ,(2005)
Toru Ichien, Hiromichi Ishikura, Tatsuo Nishino, Gou Teshima, Jyunji Ishikawa, Data transfer control unit with selectable transfer unit size ,(2003)