Early trigger of ESD protection device by a negative voltage pump circuit
作者： Shi-Tron Lin
DOI:
关键词:
摘要: A transient voltage pump is provided to generate a negative pulse for triggering turn-on of an ESD protection device. As VDD-to-VSS increases rapidly in the initial event, across device larger than trigger while still at substantially lower voltage. These pulses are used earlier NMOS transistor before actually reaches The present invention improves performance device, such as MOSFET or bipolar transistor, which protecting power bus IC pins during event.
lens.org 参考文章(12)
Jerald G. Leach, Method of forming an electrostatic discharge protection circuit ,(1992)
E. A. Amerasekera, Charvaka Duvvury, ESD in silicon integrated circuits ,(1995)
Tien-Ler Lin, Liang No Chao, Negative voltage generator for flash EPROM design ,(1993)
Gregory N. Roberts, Output ESD protection circuit ,(1992)
A. Amerasekera, C. Duvvury, V. Reddy, M. Rodder, Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes international electron devices meeting. pp. 547- 550 ,(1995) , 10.1109/IEDM.1995.499280
Mark S. Strauss, Enhanced RC coupled electrostatic discharge protection ,(1995)
Lawrence A. Singer, Method and apparatus for providing ESD/EOS protection for IC power supply pins ,(1996)
Shi-Tron Lin, Hao-Luen Tien, Shyh-Chyi Wong, Early trigger of ESD protection device by an oscillation circuit ,(1997)
Wen-Yueh Jang, Method of making ESD protection device ,(1995)
Michael J. Shay, Voltage level triggered ESD protection circuit ,(1994)