Method and apparatus for performing extraction on an integrated circuit design with support vector machines

作者: Arindam Chatterjee , Steven Teig

DOI:

关键词:

摘要: The present invention introduces novel methods of performing integrated circuit layout extraction. In the system invention, a complex extraction problem is first broken down into set smaller sub problems. Some problems may be handled by simple parametric models. However, for frequent problems, machine learning used to build Specifically, Support Vector Machines are constructed extract desired electrical characteristics. To Machines, Experimental design employed select training points that provide best information. one embodiment, point created creating critical input spanning set, adding from regions in space, and frequently encountered profile cases. then train Machine will characteristics problem.

参考文章(4)
Zhang Li, Zhou Weida, Jiao Licheng, Pre-extracting support vectors for support vector machine international conference on signal processing. ,vol. 3, pp. 1432- 1435 ,(2000) , 10.1109/ICOSP.2000.893370
S. Ruping, Incremental learning with support vector machines international conference on data mining. pp. 641- 642 ,(2001) , 10.1109/ICDM.2001.989589
Keh-Jeng Chang, Martin Walker, Douglas Kaufman, System and method for extracting parasitic impedance from an integrated circuit layout Frequency Technology, Inc. ,(1997)