Single-VCO multi-band DTV frequency synthesizer with a divide-by-3 frequency divider for quadrature signal generation

作者: Saeed Saeedi , Mojtaba Atarodi

DOI: 10.1007/S10470-009-9437-0

关键词:

摘要: A multi-band frequency synthesizer for In-phase and Quadrature (I/Q) LO signal generation in Digital TV tuners is presented. Using divisor numbers other than powers of 2 (2 n ) quadrature generation, reduces the required range VCO, hence number VCO circuits, synthesizers. In proposed synthesizer, VHF, UHF L-band frequencies are covered with only one VCO. This achieved by using a novel divide-by-3 circuit which produces precise I/Q signals. The tuning this design 2,400---3,632 MHz 6-bit switched-capacitor bank. fast adaptive calibration block selects closest to target setting coarse-tuning code prior start phase lock. programmable charge pump used reduce variations PLL characteristics over range. has been fabricated 0.18 μm CMOS technology die area 1.7 � 1.6 mm2. It consumes 27 mA from 1.8 V power supply. Measurement results show operation entire output noise VHF bands <�131dBc/Hz at 1.45 offset.

参考文章(24)
Jae Sul Lee, Choong Woong Lee, Chan Geun Yoon, Digital Logic Implementation of Wide-Range Frequency Linear Detector IEICE Transactions on Communications. ,vol. 82, pp. 192- 195 ,(1999)
B. De Muer, M.S.J. Steyaert, A CMOS monolithic /spl Delta//spl Sigma/-controlled fractional-N frequency synthesizer for DCS-1800 IEEE Journal of Solid-state Circuits. ,vol. 37, pp. 835- 844 ,(2002) , 10.1109/JSSC.2002.1015680
P. Antoine, P. Bauser, H. Beaulaton, M. Buchholz, D. Carey, T. Cassagnes, T.K. Chan, S. Colomines, F. Hurley, D.T. Jobling, N. Kearney, A.C. Murphy, J. Rock, D. Salle, Cao-Thong Tu, A direct-conversion receiver for DVB-H international solid-state circuits conference. ,vol. 40, pp. 2536- 2546 ,(2005) , 10.1109/JSSC.2005.857429
A. Bonfanti, C. Samori, A.L. Lacaita, A multistandard Σ-Δ fractional-N frequency synthesizer for 802.11a/b/g WLAN european solid-state circuits conference. pp. 480- 483 ,(2007) , 10.1109/ESSCIRC.2007.4430346
H.R. Rategh, H. Samavati, T.H. Lee, A CMOS frequency synthesizer with an injection-locked frequency divider for a 5-GHz wireless LAN receiver IEEE Journal of Solid-state Circuits. ,vol. 35, pp. 780- 787 ,(2000) , 10.1109/4.841507
U. Singh, M.M. Green, High-frequency CML clock dividers in 0.13-/spl mu/m CMOS operating up to 38 GHz IEEE Journal of Solid-state Circuits. ,vol. 40, pp. 1658- 1661 ,(2005) , 10.1109/JSSC.2005.852420
S. Pellerano, S. Levantino, C. Samori, A.L. Lacaita, A 13.5-mW 5-GHz frequency synthesizer with dynamic-logic frequency divider IEEE Journal of Solid-state Circuits. ,vol. 39, pp. 378- 383 ,(2004) , 10.1109/JSSC.2003.821784
Mike Womac, Designing a Single-Chip Tuner for DVB-H [Topics in Circuits for Communications] IEEE Communications Magazine. ,vol. 45, pp. 122- 127 ,(2007) , 10.1109/MCOM.2007.4290325
Yu-che Yang, Fang-ting Lee, Shey-shi Lu, A Single-VCO Fractional-N Frequency Synthesizer for Digital TV Tuners international microwave symposium. pp. 1545- 1548 ,(2007) , 10.1109/MWSYM.2007.380568