A Low Complexity Reconfigurable DCT Architecture to Trade off Image Quality for Power Consumption
作者： Jongsun Park , Kaushik Roy
DOI: 10.1007/S11265-008-0242-2
关键词:
摘要: In this paper we present a low complexity discrete cosine transform (DCT) architecture based on computation re-use in vector-scalar product. 1-D DCT operation is expressed as additions of products and basic common computations are identified shared to reduce computational operation. Compared general distributed arithmetic architecture, the proposed shows 38% area 18% power savings with little performance degradation. We also propose an efficient method trade off image quality for complexity. The approach modification bases bit-wise manner different complexity/image trade-off levels suggested. Finally, above approaches, which can dynamically reconfigure from one level another. reconfigurable achieve ranging 28% 56% 3 levels.
springer.com
elsevier.com
sci-hub.se 参考文章(23)
Keshab K. Parhi, Vlsi Digital Signal Processing Systems: Design And Implementation ,(2007)
Swaroop Appadwedula, Manish Goel, Naresh R. Shanbhag, Douglas L. Jones, Kannan Ramchandran, Total System Energy Minimization for Wireless Image Transmission multimedia signal processing. ,vol. 27, pp. 99- 117 ,(2001) , 10.1023/A:1008127715523
Tse-Hua Lan, A.H. Tewfik, Adaptive low power multimedia wireless communications multimedia signal processing. pp. 377- 382 ,(1997) , 10.1109/MMSP.1997.602664
B.Y. Lin, C.C. Sung, S.J. Ruan, M.C. Shie, Novel DCT architecture for quality and power efficient ieee eurasip nonlinear signal and image processing. pp. 13- 13 ,(2005) , 10.1109/NSIP.2005.1502230
Vladimir Britanak, Patrick Yip, K. R. Rao, Discrete Cosine Transform: Algorithms, Advantages, Applications ,(1990)
Javier Bracamonte, Michael Ansorge, Fausto Pellandini, VLSI systems for image compression: a power-consumption/image-resolution trade-off approach Proceedings of the conference “Digital Compression Technologies and Systems for Video Communications”. ,vol. 2952, pp. 591- 596 ,(1996) , 10.1117/12.251315
Neil H. E. Weste, Kamran Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective ,(1985)
Jongsun Park, Soonkeon Kwon, Kaushik Roy, Low power reconfigurable DCT design based on sharing multiplication IEEE International Conference on Acoustics Speech and Signal Processing. ,vol. 3, pp. 3116- 3119 ,(2002) , 10.1109/ICASSP.2002.5745309
J. Park, W. Jeong, H. Mahmoodi-Meimand, Y. Wang, H. Choo, K. Roy, Computation sharing programmable FIR filter for low-power and high-performance applications IEEE Journal of Solid-state Circuits. ,vol. 39, pp. 348- 357 ,(2004) , 10.1109/JSSC.2003.821785
Martin Vetterli, member Eurasip, Henri J. Nussbaumer, Simple FFT and DCT algorithms with reduced number of operations Signal Processing. ,vol. 6, pp. 267- 278 ,(1984) , 10.1016/0165-1684(84)90059-8