Backing store access coordination in a multi-processor system
作者： Kwang G. Tan , Eugene J. Annunziata , Robert S. James
DOI:
关键词:
摘要: In a multi-processor system which utilizes store-in-cache techniques, queueing mechanism for insuring that all units wish to interrogate memory line will be permitted the line. Backing store access requests data is contained in cache of another processor are queued until they can serviced. The pertain particular issued from queue on first-in-first-out basis. No group interrogating able lock out unit wishes interrogate.
lens.org 参考文章(15)
Horikoshi Hisashi, Iwamoto Shoji, Memory control system in multiprocessing system ,(1969)
T Macdonald, Multi-processor system with multiple cache memories ,(1973)
Chikahiko Izumi, Memory control system using plural buffer address arrays ,(1975)
Brown Paul J, Smith Ronald M, Shared data controlled by a plurality of users ,(1973)
Brian P. Fitzgerald, Interconnecting unit for independently operable data processing systems ,(1973)
Barner R, Alvarez J, Hallett R, Storage protect key array for a multiprocessing system ,(1972)
Lange R, Pine D, Couleur J, Cache store clearing operation for multiprocessor mode ,(1973)
R Barner, J Oblonsky, J Deveer, Memory control in a multipurpose system utilizing a broadcast ,(1971)
Merwin H Alferness, John A Miller, Common storage controller for dual processor system ,(1973)
Mitsuo Matsumoto, Multi-processing system for controlling microcomputers and memories ,(1976)