Performance counters for integrated circuits
作者： Martin Karlsson
DOI:
关键词:
摘要: Systems, methods, and other embodiments associated with performance counters are described. In one embodiment, a method includes generating first register transfer level (RTL) description of an integrated circuit that counter. The is emulated in hardware statistical data collected the counter then removed from circuit.
lens.org 参考文章(15)
Anup Sharma, Verification of multi-cycle paths ,(2002)
Howard Wong-Toi, Vigyan Singhal, Lawrence Loh, Chung-Wah N Ip, Managing formal verification complexity of designs with counters ,(2004)
Erik Hagersten, Håkan Zeffer, Dan Wallin, Martin Karlsson, Vasa: A Simulator Infrastructure with Adjustable Fidelity Proceedings of the International Conference on Parallel and Distibuted Computing and Systems. pp. 554- 563 ,(2005)
Carol Ivash Gabele, Wolfgang Roesner, Derek Edward Williams, Program product for defining and recording minimum and maximum event counts of a simulation utilizing a high level language ,(2008)
Luc M. Burgun, Alain Raynaud, Method and apparatus for gate-level simulation of synthesized register transfer level design with source-level debugging ,(1998)
John Mark Beardslee, Nils Endric Schubert, Gernot Heinrich Koch, Ewald John Detjens, Hardware-based HDL code coverage and design analysis ,(2007)
Shailender Chaudhry, Robert Cypher, Magnus Ekman, Martin Karlsson, Anders Landin, Sherman Yip, Håkan Zeffer, Marc Tremblay, Rock: A High-Performance Sparc CMT Processor IEEE Micro. ,vol. 29, pp. 6- 16 ,(2009) , 10.1109/MM.2009.34
Wolfgang Roesner, John Fowler Bargh, Bryan Ronald Hunt, Derek Edward Williams, Method and system for selectively disabling simulation model instrumentation ,(1998)
Kingshuk Banerjee, Yogesh Badaya, Vipul Kulshrestha, Suresh Krishnamurthy, Sanjay Gupta, Compilation of remote procedure calls between a timed HDL model on a reconfigurable hardware platform and an untimed model on a sequential computing platform ,(2004)
Wolfgang Roesner, Gabor Bobok, Derek E. Williams, Matyas A. Sustik, Method, system and program product for selectively removing instrumentation logic from a simulation model ,(2005)