Potential of SOI for analog and mixed analog-digital low-power applications
作者： J.P. Colinge , J.P. Eggermont , D. Flandre , P. Francis , P.G.A. Jespers
DOI: 10.1109/ISSCC.1995.535519
关键词:
摘要: SOI technology offers significant assets for low-voltage, low-power high-speed logic. The steeper subthreshold slope of MOSFETs not only improves design low-voltage logic circuits, but also opportunities analog design. Identical DC gains can be achieved in and bulk either with less current or smaller geometries, both. This is illustrated by plots total area stand-by versus open-loop gain two identical Miller op amps, one SOI.
sci-hub.se 参考文章(7)
Y. Omura, M. Fujishima, K. Asada, K. Izumi, Low-Power 1/2 Frequency Dividers Using 0.1μm CMOS Circuits Built with Ultrathin SIMOX Substrates IEICE Transactions on Electronics. ,vol. 76, pp. 850- 852 ,(1993)
R. Harboe-Sorensen, Test methods for single event upset/latch-up Radiation Physics and Chemistry. ,vol. 43, pp. 165- 174 ,(1994) , 10.1016/0969-806X(94)90209-7
W. G. Davies, Semi-Automatic Prodedures for Matching the Emittance of the Injected Beam to the Chilk River Superconducting Cyclotron IEEE Transactions on Nuclear Science. ,vol. 32, pp. 2757- 2759 ,(1985) , 10.1109/TNS.1985.4334171
J.L. Leray, E. Dupont-Nivet, O. Musseau, Y.M. Coic, A. Umbert, P. Lalande, J.F. Pere, A.J. Auberton-Herve, M. Bruel, C. Jaussaud, J. Margail, B. Giffard, R. Truche, F. Martin, From substrate to VLSI: investigation of hardened SIMOX without epitaxy, for dose, dose rate and SEU phenomena IEEE Transactions on Nuclear Science. ,vol. 35, pp. 1355- 1360 ,(1988) , 10.1109/23.25464
Y. Kado, M. Suzuki, K. Koike, Y. Omura, K. Izumi, A 1-GHz/0.9-mW CMOS/SIMOX divide-by-128/129 dual-modulus prescaler using a divide-by-2/3 synchronous counter IEEE Journal of Solid-state Circuits. ,vol. 28, pp. 513- 517 ,(1993) , 10.1109/4.210037
M. Fujishima, K. Asada, Y. Omura, K. Izumi, Low-power 1/2 frequency dividers using 0.1- mu m CMOS circuits built with ultrathin SIMOX substrates IEEE Journal of Solid-state Circuits. ,vol. 28, pp. 510- 512 ,(1993) , 10.1109/4.210036
Jean-Pierre Colinge, Silicon-on-Insulator Technology Springer US. ,(1991) , 10.1007/978-1-4757-2121-8