Clock synchronization circuit and semiconductor device

摘要: A clock synchronization circuit is configured to capture an input data bit according signal, and synchronize output the bit. The includes a buffer for generating internal signal transmitting line. further D flip-flop capturing outputting at edge timing of signal. inverter core portion electric current suppressing portion. generate through alternately supplying line drawing from suppress amount current.