Semiconductor circuit device operating in synchronization with clock signal

摘要: A synchronous DRAM includes a mode register, and logic circuit controlling the drivability of CMOS output buffer in response to signal which is set register. The plurality P channel MOS transistors an N transistor. corresponds frequency external clock selectively turns on/off transistors. When low, number are turned on reduced, lowered. Accordingly, ringing phenomenon suppressed.